



Module 8 : The VHDL Language



Paolo PRINETTO
Politecnico di Torino (Italy)
University of Illinois at Chicago, IL (USA)

Paolo.Prinetto@polito.it
Prinetto@uic.edu
www.testgroup.polito.it

Goal

- This module aims at introducing the basic concepts of the *VHDL* Hardware Description Language
- It mostly focuses on the characteristics of VHDL as a language, whereas the next two modules (namely 9 and 10) will be devoted to using VHDL in designing digital systems.

8.0

2

Structure

- The structure of this module is peculiar and significantly different from those of the other ones
- The most significant part of the module consists of a study carried on individually by each student on a proposed textbook.
- The lecture:
 - 8.1 Hot topics on VHDL
 focuses on some key peculiar features of VHDL, emphasizing its differences w.r.t. usual imperative programming languages

8.0

3

Textbook

- The suggested textbook is the following:
 - D. Pellerin, D. Taylor:
"VHDL Made Easy,"
Prentice Hall, Englewood Cliffs, NJ, USA,
1997
- The course covers chapters 1-6

8.0

4

Links

- Some links to get On-line Tutorials, Evaluation Kits, Links to significant VHDL sites, etc are provided.

8.0

5

Guidelines for students

- Students are encouraged to:
 - Read chapters 1-6 of the textbook
 - Follow lecture 8.1
 - Go back to the textbook for a further study of the language.

8.0

6

